

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant : Lajos Gazsi et al.  
Serial No. :  
Filed : March 9, 2001  
Title : HIGH-SPEED ROUTER

Art Unit : Unknown  
Examiner : Unknown

Commissioner for Patents  
Washington, D.C. 20231

PRELIMINARY AMENDMENT

Prior to examination, please amend the application as follows:

In the specification:

Paragraph beginning at page 1, line 7, please insert Background of the Invention.

Paragraph beginning at page 4, at line 11, please insert Summary of the Invention.

Paragraph beginning at page 6, line 22, please delete [In the figures:] and insert Brief

Description of the Drawings

Paragraph beginning at page 6, at line 35, please insert Detailed Description of the Drawings

In the claims:

Amend the following claims:

1. (Amended) A high-speed router for transmitting data packets, containing header data and useful data, between data networks, the router having a plurality of data processing processors for parallel data processing of the header data.


CERTIFICATE OF MAILING BY EXPRESS MAIL

Express Mail Label No. EL485676308US

I hereby certify under 37 CFR §1.10 that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee with sufficient postage on the date indicated below and is addressed to the Commissioner for Patents, Washington, D.C. 20231.

Date of Deposit March 9, 2001

Signature



Samantha Bell

Typed or Printed Name of Person Signing Certificate

FILED IN THE EEOC

2. (Amended) The high-speed router as claimed in claim 1, wherein a demultiplexer is provided for separating the data packets present on the high-speed router into header data and useful data.

3. (Amended) The high-speed router as claimed in claim 1, wherein a distribution processor is provided for distributing the separated header data to the data processing processors.

4. (Amended) The high-speed router as claimed in claim 1, wherein the distribution processor distributes the header data on the basis of the priority of the header data and the workload of the data processing processors.

5. (Amended) The high-speed router as claimed in claim 1, wherein the header data are distributed to the data processing processors by means of DMA operations.

6. (Amended) The high-speed router as claimed in claim 1, wherein a CAM coprocessor having an associative memory is provided for classifying the data packets.

7. (Amended) The high-speed router as claimed in claim 1, wherein a useful data memory is provided for bufferstoring the separated useful data.

8. (Amended) The high-speed router as claimed in claim 1, wherein the header data and useful data in a data packet contain a respective identifier.

9. (Amended) The high-speed router as claimed in claim 1, wherein a first multiplexer is provided for compiling header data and useful data, the useful data coming from the useful data memory or from a switching mechanism.

FILED "13E0860

10. (Amended) The high-speed router as claimed in claim 1, wherein a second multiplexer is provided for compiling the useful data buffer-stored in the useful data memory and the header

11. (Amended) The high-speed router as claimed in claim 1, wherein the first multiplexer has a FIFO memory connected downstream of it for outputting the compiled data packets through the router.

12. (Amended) The high-speed router as claimed in claim 1, wherein the output of the second multiplexer is connected to the switching mechanism.

13. (Amended) The high-speed router as claimed in claim 1, wherein the distribution processor, the data processing processors and the CAM coprocessor are connected to a common header data bus.

14. (Amended) The high-speed router as claimed in claim 1, wherein each data processing processor is connected to a dedicated local memory.

15. (Amended) The high-speed router as claimed in claim 1, wherein a common memory is additionally connected to the header data bus.

16. (Amended) The high-speed router as claimed in claim 1, wherein the CAM coprocessor is connected to the header data bus via FIFO buffer memories.

17. (Amended) The high-speed router as claimed in claim 1, wherein the demultiplexer has an input buffer connected upstream of it.

18. (Amended) The high-speed router as claimed in claim 1, wherein the data networks are LAN networks.

106080-1880300

19. (Amended) The high-speed router as claimed in claim 1, wherein one of the data networks is the Internet.

20. (Amended) The high-speed router as claimed in claim 1, wherein the distribution processor and the data processing processors are processors of the same processor type.

REMARKS

Attached is a marked-up version of the changes being made by the current amendment.  
Applicants ask that all claims be examined.

Respectfully submitted,

Date: March 9, 2001

Frank R. Occhiuti  
Frank R. Occhiuti  
Reg. No. 35,306

Fish & Richardson P.C.  
225 Franklin Street  
Boston, MA 02110-2804  
Telephone: (617) 542-5070  
Facsimile: (617) 542-8906

1. (Amended) A high-speed router for transmitting data packets, containing header data and useful data, between data networks, the router [(1)] having a plurality of data processing processors [(1.2, 13, 14, 15)] for parallel data processing of the header data.
2. (Amended) The high-speed router as claimed in claim 1, wherein a demultiplexer [(6)] is provided for separating the data packets present on the high-speed router [(1)] into header data and useful data.
3. (Amended) The high-speed router as claimed in claim 1 [or 2], wherein a distribution processor [(10)] is provided for distributing the separated header data to the data processing processors [(12, 13, 14, 15)].
4. (Amended) The high-speed router as claimed in [one of the preceding claims] claim 1, wherein the distribution processor [(10)] distributes the header data on the basis of the priority of the header data and the workload of the data processing processors [(12, 13, 14, 15)].
5. (Amended) The high-speed router as claimed in [one of the preceding claims] claim 1, wherein the header data are distributed CO the data processing processors [(12, 13, 14, 15)] by means of DMA operations.
6. (Amended) The high-speed router as claimed in [one of the preceding claims] claim 1, wherein a CAM coprocessor [(21)] having an associative memory is provided fox classifying the data packets.

7. (Amended) The high-speed router as claimed in [one of the preceding claims] claim 1, wherein a useful data memory [(9)] is provided for bufferstoring the separated useful data.

8. (Amended) The high-speed router as claimed in [one of the preceding claims] claim 1, wherein the header data and useful data in a data packet contain a respective identifier [(ID)].

9. (Amended) The high-speed router as claimed in [one of the preceding claims] claim 1, wherein a first multiplexer [(24)] is provided for compiling header data and useful data, the useful data coming from the useful data memory [(9)] or from a switching mechanism.

10. (Amended) The high-speed router as claimed in [one of the preceding claims] claim 1, wherein a second multiplexer is provided for compiling the useful data buffer-stored in the useful data memory [(9)] and the header

11. (Amended) The high-speed router as claimed in [one of the preceding claims] claim 1, wherein the first multiplexer [(24)] has a FIFO memory [(29)] connected downstream of it for outputting the compiled data packets through the router [(1)].

12. (Amended) The high-speed router as claimed in [one of the preceding claims] claim 1, wherein the output of the second multiplexer [(32)] is connected to the switching mechanism.

13. (Amended) The high-speed router as claimed in [one of the preceding claims] claim 1, wherein the distribution processor [(10)], the data processing processors [(12, 13, 14, 15)] and the CAM coprocessor [(21)] are connected to a common header data bus [(7)].

14. (Amended) The high-speed router as claimed in [one of the preceding claims] claim 1, wherein each data processing processor [(12, 13, 14, 15)] is connected to a dedicated local memory [(16, 17, 18, 19)].

15. (Amended) The high-speed router as claimed in [one of the preceding claims] claim 1, wherein a common memory [(20)] is additionally connected to the header data bus [(7)].

16. (Amended) The high-speed router as claimed in [one of the preceding claims] claim 1, wherein the CAM coprocessor [(21)] is connected to the header data bus [(7)] via FIFO buffer memories [(22, 23)].

17. (Amended) The high-speed router as claimed in [one of the preceding claims] claim 1, wherein the demultiplexer [(6)] has an input buffer [(4)] connected upstream of it.

18. (Amended) The high-speed router as claimed in [one of the preceding claims] claim 1, wherein the data networks are LAN networks.

19. (Amended) The high-speed router as claimed in [one of the preceding claims 1-17] claim 1, wherein one of the data networks is the Internet.

20. (Amended) The high-speed router as claimed in [one of the preceding claims] claim 1, wherein the distribution processor [(10)] and the data processing processors [(12, 13, 14, 15)] are processors of the same processor type.

20159619.doc

12816-006001-14